Abstract: This poster will describe a taped-out 2×2mm 1.3 M-transistor test chip in IBM 130 nm designed using our new Python-based hardware modeling framework. The goal of our tapeout was to ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results