Abstract: We report a framework for designing a ferroelectric gate stack for vertical NAND with efficient multi-bit performance by evaluating various gate stacks, including those with a tunnel ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback