Abstract: To ensure data security during the gateway’s data uploading process, we introduce the advantages of chaotic mapping to AES. We then develop a multi-protocol encrypted gateway architecture ...
Abstract: This paper proposes an efficient method for implementing parallel AES-GCM cores using FPGAs. The proposed method improves the performance of the parallel architecture (Throughput/Slice).
Some results have been hidden because they may be inaccessible to you
Show inaccessible results