Abstract: Through silicon measurements of test chips designed based on two standard cell libraries in 40nm, this paper shows that by proper current distribution balancing between NMOS and PMOS network ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results