Abstract: As modern ASICs integrate several hundred interconnect ports in a large package, ASIC Serdes design faces challenging performance, power, and area targets. Thanks to architectural ...
Abstract: This paper presents a 12nm FinFET-based 32Gbps analog front-end (AFE) with adjustable gain, focusing on the design and optimization of a continuous-time linear equalizer (CTLE). The AFE ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results